

32

SH-3, SH3-DSP SDRAM Interface

SH7709S/SH7729R/SH7706/SH7727

Renesas 32-bit RISC Microcomputer
SuperH™ RISC engine Family/SH7000 Series

Application Note

Cautions

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

Preface

The SuperH™ RISC engine microcomputer is new generation RISC microcomputer that provides high-performance operations using a RISC-type CPU. This microcomputer also incorporates peripheral functions required for system configuration and achieves low-power consumption that is essential for all microcomputer application devices.

This SH-3, SH3-DSP SDRAM Interface Application Notes can be used as a reference for user system hardware design.

This application notes provides examples of SH-3 and SH3-DSP microcomputer interface with external memory (SDRAM).

Note that although the operations of task examples provided in this application notes have been checked by Renesas Technology Corp., it is advised that user check the operation of these task examples prior to using the tasks in the user system.

Note: SuperH™ is a registered trademark of Renesas Technology Corp.

Contents

Section 1 How to Use the Application Notes

1.1	Configuration of SDRAM Interface Examples	1
-----	---	---

Section 2 SDRAM Interface Examples

2.1	SH7709S/SH7729R/SH7706 to SDRAM Interface Examples	3
2.1.1	SDRAM Direct Connection	3
2.1.2	Power-On Sequence (SH7709S/SH7729R/SH7706)	4
2.1.3	HM5264165F-B60 (1 Mword × 16 bits × 4 banks)	5
2.1.4	HM5264165F-B60 (1 Mword × 16 bits × 4 banks)	7
2.1.5	uPD45128163 (2 Mwords × 16 bits × 4 banks)	9
2.1.6	uPD45128163 (2 Mwords × 16 bits × 4 banks)	11
2.1.7	HM5225165B-B6 (4 Mwords × 16 bits × 4 banks)	14
2.1.8	HM5225165B-B6 (4 Mwords × 16 bits × 4 banks)	16
2.1.9	HM5257165B-A6 (8 Mwords × 16 bits × 4 banks)	19
2.2	SH7727 SDRAM Interface Examples	21
2.2.1	SDRAM Direct Connection	21
2.2.2	Power-On Sequence (SH7727)	22
2.2.3	HM5264165F-B60 (1 Mword × 16 bits × 4 banks)	23
2.2.4	HM5264165F-B60 (1 Mword × 16 bits × 4 banks)	26
2.2.5	uPD45128163 (2 Mwords × 16 bits × 4 banks)	28
2.2.6	uPD45128163 (2 Mwords × 16 bits × 4 banks)	30
2.2.7	HM5225165B-B6 (4 Mwords × 16 bits × 4 banks)	32
2.2.8	HM5225165B-B6 (4 Mwords × 16 bits × 4 banks)	34
2.2.9	HM5257165B-A6 (8 Mwords × 16 bits × 4 banks)	36

Section 1 How to Use the Application Notes

1.1 Configuration of SDRAM Interface Examples

The SDRAM interface examples in this application note consists of the following sections to describe the SDRAM interface method.

- SDRAM interface examples in this application note:
 - Bus state controller (BSC) settings
This subsection describes the BSC settings when SDRAM is connected.
 - Interface circuit diagram
This subsection shows SDRAM interface circuit examples.

Note that this application note describes the SDRAM interfaces based on the MCU and SDRAM types summarized below.

MCU	SDRAM*
SH7709S/SH7729R/SH7706	HM5264165F-B60 (1 Mword × 16 bits × 4 banks)
	uPD45128163-A10 (2 Mwords × 16 bits × 4 banks)
	HM5225165B-B6 (4 Mwords × 16 bits × 4 banks)
	HM5257165B-A6 (8 Mwords × 16 bits × 4 banks)
SH7727	HM5264165F-B60 (1 Mword × 16 bits × 4 banks)
	uPD45128163-A10 (2 Mwords × 16 bits × 4 banks)
	HM5225165B-B6 (4 Mwords × 16 bits × 4 banks)
	HM5257165B-A6 (8 Mwords × 16 bits × 4 banks)

Note: * Elpida Memory Inc. products.

Section 2 SDRAM Interface Examples

2.1 SH7709S/SH7729R/SH7706 to SDRAM Interface Examples

2.1.1 SDRAM Direct Connection

Synchronous DRAM can be selected via the $\overline{\text{CS}}$ signal, and can be connected to areas 2 and 3 of the physical address space in the SH7709S, SH7729R, or SH7706 by using common control signals such as $\overline{\text{RAS}}$. When the memory type bits (DRAMTP2 to DRAMTP0) of BCR1 are set to 010, area 2 and area 3 can be used as the normal memory area and synchronous DRAM area, respectively. When the memory type bits (DRAMTP2 to DRAMTP0) of BCR1 are set to 011, both areas 2 and 3 can be used as the synchronous DRAM area.

This LSI supports burst read/single write mode with burst length 1 as a synchronous DRAM operating mode. The data bus width can be selected as either 16 bits or 32 bits. In cache-fill/write-back cycles, 16-byte burst transfer is always performed. In write-through area write cycles or non-cacheable area read/write cycles, only one access is performed.

To connect this LSI to synchronous DRAM directly, the $\overline{\text{RAS3L}}$ ($\overline{\text{RASL}}$), $\overline{\text{RAS3U}}$ ($\overline{\text{RASU}}$), $\overline{\text{CASL}}$, $\overline{\text{CASU}}$, $\text{RD}/\overline{\text{WR}}$, $\overline{\text{CS2}}$ or $\overline{\text{CS3}}$, DQMUU , DQMUL , DQMLU , DQMLL , and CKE signals are used as control signals. These interface control signals, except for $\overline{\text{CS2}}$ and $\overline{\text{CS3}}$, are common to each area. In addition, the interface control signals other than CKE are valid and latched only when $\overline{\text{CS2}}$ or $\overline{\text{CS3}}$ is asserted. Accordingly, synchronous DRAM can be connected in parallel to multiple areas. The CKE signal is negated (brought low) only when self-refreshing is performed and the CKE signal is normally asserted (brought high).

The $\overline{\text{RAS3L}}$ ($\overline{\text{RASL}}$), $\overline{\text{RAS3U}}$ ($\overline{\text{RASU}}$), $\overline{\text{CASL}}$, and $\overline{\text{CASU}}$ signal outputs are determined depending on whether the address is in the upper or lower 32 Mbytes of each area. If the address is in the upper 32-Mbyte area (area 2: H'0A000000 to H'0BFFFFFFF, area 3: H'0E000000 to H'0FFFFFFF), $\overline{\text{RAS3U}}$ ($\overline{\text{RASU}}$) and $\overline{\text{CASU}}$ are output. If it is in the lower 32-Mbyte area (area 2: H'08000000 to H'09FFFFFFF, area 3: H'0C000000 to H'0DFFFFFFF), $\overline{\text{RAS3L}}$ and $\overline{\text{CASL}}$ are output. In refresh cycles and mode-register write cycles, $\overline{\text{RAS3L}}$ ($\overline{\text{RASL}}$) and $\overline{\text{RAS3U}}$ ($\overline{\text{RASU}}$) or $\overline{\text{CASU}}$ and $\overline{\text{CASL}}$ are output.

The $\overline{\text{RAS3L}}$ ($\overline{\text{RASL}}$), $\overline{\text{RAS3U}}$ ($\overline{\text{RASU}}$), $\overline{\text{CASL}}$, $\overline{\text{CASU}}$ and $\text{RD}/\overline{\text{WR}}$ signals and specific address signals specify a command for synchronous DRAM. The synchronous DRAM commands are NOP, auto-refresh (REF), self-refresh (SELF), precharge all banks (PALL), row address strobe bank active (ACVT), read (READ), read with precharge (READA), write (WRIT), write with precharge (WRITA), and mode register setting (MRS).

Byte specification is performed by DQMUU, DQMUL, DQMLU, and DQMLL. A read/write is performed for the byte for which the corresponding DQM is low. In big-endian mode, DQMUU specifies an access to address $4n$, and DQMLL specifies an access to address $4n + 3$. In little-endian mode, DQMUU specifies an access to address $4n + 3$, and DQMLL specifies an access to address $4n$.

2.1.2 Power-On Sequence (SH7709S/SH7729R/SH7706)

To use the synchronous DRAM, specify modes after power-on. To initialize the synchronous DRAM correctly, first specify the bus state controller registers and then specify the synchronous DRAM mode register. When specifying the synchronous DRAM mode register, the address signal value is latched depending on the combination of $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, and $\text{RD}/\overline{\text{WR}}$ signals. In this case, the bus state controller functions as follows. To write a designated value X to the DRAM mode register, write data to address $\text{H'FFFD000} + X$ for area 2 of synchronous DRAM and write data to $\text{H'FFFE000} + X$ for area 3 of synchronous DRAM. At this time, data written at addresses $\text{H'FFFD000} + X$ and $\text{H'FFFE000} + X$ is ignored and the DRAM mode register is written in byte units.

To specify burst read/single write, CAS latency as 1 to 3, sequential as lap type, and burst length as 1, write arbitrary data in byte units to the addresses listed below.

		Area 2	Area 3
32-bit bus width	CAS latency 1	H'FFFD840	H'FFFE840
	CAS latency 2	H'FFFD880	H'FFFE880
	CAS latency 3	H'FFFD8C0	H'FFFE8C0
		Area 2	Area 3
16-bit bus width	CAS latency 1	H'FFFD420	H'FFFE420
	CAS latency 2	H'FFFD440	H'FFFE440
	CAS latency 3	H'FFFD460	H'FFFE460

By writing data to address $\text{H'FFFD000} + X$ or address $\text{H'FFFE000} + X$, the precharge all banks command (PALL) is first issued at cycle TRp1 , and a mode register write command is issued at the following cycle TMw1 . The address signals when a mode register write command is issued are as follows.

32-bit bus width	A15 to A9	0000100 (Burst read and single write)
	A8 to A6	CAS latency
	A5	0 (Burst type = sequential)
	A4 to A2	000 (Burst length 1)
16-bit bus width	A14 to A8	0000100 (Burst read and single write)

A7 to A5	CAS latency
A4	0 (Burst type = sequential)
A3 to A1	000 (Burst length 1)

Before specifying the mode register, 100 μ s of idle time (differs depending on the memory manufacturer) required for synchronous DRAM must be ensured after power-on. If the pulse width of the reset signal is longer than this idle time, the mode register can be specified immediately after power-on. In addition, dummy auto-refresh cycles must be executed for the number of times specified by the manufacturer (normally 8 times) or more. Dummy auto-refresh cycles are normally specified to be executed automatically during initializations after auto-refresh setting. However, to ensure execution of the auto-refresh cycles, the time intervals between refresh requests must be shortened while the dummy cycles are executed. Note that the auto-refresh cycles must be executed in order to initialize the synchronous DRAM internal address counter because the synchronous DRAM internal address counter cannot be initialized by a normal read or write access.

2.1.3 HM5264165F-B60 (1 Mword $\times$ 16 bits $\times$ 4 banks)

Bus State Controller (BSC) Settings: When two SDRAMs (HM5264165F-B60) are connected to area 3 of the SH7709S, SH7729R, or SH7706 via a 16-bit bus, the bus state controller (BSC) must be specified as summarized below. Table 2.1 lists the BSC register setting.

Note that the interface between the SDRAM and SH7709S, SH7729R or SH7706 is performed with bus clock = 66 MHz, CL = 2, TPC = 2, RCD = 2, TRWL = 1, and TRAS = 4.

Table 2.1 BSC Register Settings (HM5264165F-B60)

Register Name		Abbr.	Initial Value	Address	Access Size	Setting Value
Bus control register 1		BCR1	H'0000	H'FFFFFF60	16	H'0008
Bus control register 2		BCR2	H'3FF0	H'FFFFFF62	16	H'3FB0
Wait state control register 1		WCR1	H'3FF3	H'FFFFFF64	16	H'3FF3
Wait state control register 2		WCR2	H'FFFF	H'FFFFFF66	16	H'FFDF
Memory control register		MCR	H'0000	H'FFFFFF68	16	H'5224
PCMCIA control register		PCR	H'0000	H'FFFFFF6C	16	Need not be set
Refresh timer control/status register		RTCSR	H'0000	H'FFFFFF6E	16	H'A508
Refresh timer counter		RTCNT	H'0000	H'FFFFFF70	16	H'A500
Refresh time constant counter		RTCOR	H'0000	H'FFFFFF72	16	H'A5F8
Refresh Count Register		RFCR	H'0000	H'FFFFFF74	16	Need not be set
Synchronous DRAM mode register	Area 2	SDMR	—	H'FFFD000 to H'FFFDFFF	8	Need not be set
	Area 3			H'FFFE000 to H'FFFEFFF		Write any value in address H'FFFE440*
MCS0 control register		MCSCR0	H'0000	H'FFFFFF50	16	Need not be set
MCS1 control register		MCSCR1	H'0000	H'FFFFFF52	16	Need not be set
MCS2 control register		MCSCR2	H'0000	H'FFFFFF54	16	Need not be set
MCS3 control register		MCSCR3	H'0000	H'FFFFFF56	16	Need not be set
MCS4 control register		MCSCR4	H'0000	H'FFFFFF58	16	Need not be set
MCS5 control register		MCSCR5	H'0000	H'FFFFFF5A	16	Need not be set
MCS6 control register		MCSCR6	H'0000	H'FFFFFF5C	16	Need not be set
MCS7 control register		MCSCR7	H'0000	H'FFFFFF5E	16	Need not be set

Notes: Bits not related to this interface example show initial values. All register settings must be checked according to the user system.

- * In area 3, the SDMR address is determined by adding H'FFFE000 to the desired value to be set in the SDMR. The desired value can be set in the SDMR by writing any value in this address.

Figure 2.1 shows an interface circuit for the case in which area 3 of the SH7709S, SH7729R, or SH7706 is connected to SDRAM via a 16-bit bus. The address multiplex bits of MCR should be set as AMX[3:0] = 0100.




Figure 2.1 Interface between SDRAM (HM5264165F-B60) and SH7709S/SH7729R/SH7706

2.1.4 HM5264165F-B60 (1 Mword × 16 bits × 4 banks)

Bus State Controller (BSC) Settings: When two SDRAMs (HM5264165F-B60) are connected to area 3 of the SH7709S/SH7729R/SH7706 via a 32-bit bus, the bus state controller (BSC) must be specified as summarized below. Table 2.2 lists the BSC register settings. Note that the interface between the SDRAM and the SH7709S/SH7729R/SH7706 is performed with bus clock = 66 MHz, CL = 2, TPC = 2, RCD = 2, TRWL = 1, and TRAS = 4.

Table 2.2 BSC Register Settings (HM5264165TT-B60)

Register Name		Abbr.	Initial Value	Address	Access Size	Setting Value
Bus control register 1		BCR1	H'0000	H'FFFFFF60	16	H'0008
Bus control register 2		BCR2	H'3FF0	H'FFFFFF62	16	H'3FF0
Wait state control register 1		WCR1	H'3FF3	H'FFFFFF64	16	H'3FF3
Wait state control register 2		WCR2	H'FFFF	H'FFFFFF66	16	H'FFDF
Individual memory control register		MCR	H'0000	H'FFFFFF68	16	H'5224
DRAM control register		DCR	H'0000	H'FFFFFF6A	16	Need not be set
PCMCIA control register		PCR	H'0000	H'FFFFFF6C	16	Need not be set
Refresh timer control/status register		RTCSR	H'0000	H'FFFFFF6E	16	H'A508
Refresh timer counter		RTCNT	H'0000	H'FFFFFF70	16	H'A500
Refresh time constant counter		RTCOR	H'0000	H'FFFFFF72	16	H'A5F8
Refresh count register		RFCR	H'0000	H'FFFFFF74	16	Need not be set
Bus control register 3		BCR3	H'0000	H'FFFFFF7E	16	Need not be set
Synchronous DRAM mode register	Area 2	SDMR	—	H'FFFD000 to H'FFFDFFF	8	Need not be set
	Area 3			H'FFFE000 to H'FFFEFFF		Write any value in address H'FFFE880*
MCS0 control register		MCSCR0	H'0000	H'FFFFFF50	16	Need not be set
MCS1 control register		MCSCR1	H'0000	H'FFFFFF52	16	Need not be set
MCS2 control register		MCSCR2	H'0000	H'FFFFFF54	16	Need not be set
MCS3 control register		MCSCR3	H'0000	H'FFFFFF56	16	Need not be set
MCS4 control register		MCSCR4	H'0000	H'FFFFFF58	16	Need not be set
MCS5 control register		MCSCR5	H'0000	H'FFFFFF5A	16	Need not be set
MCS6 control register		MCSCR6	H'0000	H'FFFFFF5C	16	Need not be set
MCS7 control register		MCSCR7	H'0000	H'FFFFFF5E	16	Need not be set

Notes: Bits not related to this interface example show initial values. All register settings must be checked according to the user system.

- * In area 3, the SDMR address is determined by adding H'FFFE000 to the desired value to be set in SDMR. The desired value can be set in SDMR by writing any value in this address.

Figure 2.2 shows an interface circuit for the case in which area 3 of the SH7709S, SH7729R, or SH7706 is connected to SDRAM via a 32-bit bus. The address multiplex bits of MCR should be set as AMX[3:0] = 0100.




Figure 2.2 Interface between SDRAM (HM5264165TT-B60) and SH7709S/SH7729R/SH7706

2.1.5 uPD45128163 (2 Mwords × 16 bits × 4 banks)

Bus State Controller (BSC) Settings: When two SDRAMs (uPD45128163) are connected to area 3 of the SH7709S/SH7729R/SH7706 via a 16-bit bus, the bus state controller (BSC) must be specified as summarized below. Table 2.3 lists the BSC register settings. Note that the interface between the SDRAM and the SH7709S/SH7729R/SH7706 is performed with bus clock = 66 MHz, CL = 2, TPC = 2, RCD = 2, TRWL = 1, and TRAS = 3.

Table 2.3 BSC Register Settings (uPD45128163)

Register Name		Abbr.	Initial Value	Address	Access Size	Setting Value
Bus control register 1		BCR1	H'0000	H'FFFFFF60	16	H'0008
Bus control register 2		BCR2	H'3FF0	H'FFFFFF62	16	H'3FB0
Wait state control register 1		WCR1	H'3FF3	H'FFFFFF64	16	H'3FF3
Wait state control register 2		WCR2	H'FFFF	H'FFFFFF66	16	H'FFDF
Individual memory control register		MCR	H'0000	H'FFFFFF68	16	H'522C
PCMCIA control register		PCR	H'0000	H'FFFFFF6C	16	Need not be set
Refresh timer control/status register		RTCSR	H'0000	H'FFFFFF6E	16	H'A508
Refresh timer counter		RTCNT	H'0000	H'FFFFFF70	16	H'A500
Refresh time constant counter		RTCOR	H'0000	H'FFFFFF72	16	H'A5F8
Refresh count register		RFCR	H'0000	H'FFFFFF74	16	Need not be set
Synchronous DRAM mode register	Area 2	SDMR	—	H'FFFD000 to H'FFFDFFF	8	Need not be set
	Area 3			H'FFFE000 to H'FFFEFFF		Write any value in address H'FFFE440*
MCS0 control register		MCSCR0	H'0000	H'FFFFFF50	16	Need not be set
MCS1 control register		MCSCR1	H'0000	H'FFFFFF52	16	Need not be set
MCS2 control register		MCSCR2	H'0000	H'FFFFFF54	16	Need not be set
MCS3 control register		MCSCR3	H'0000	H'FFFFFF56	16	Need not be set
MCS4 control register		MCSCR4	H'0000	H'FFFFFF58	16	Need not be set
MCS5 control register		MCSCR5	H'0000	H'FFFFFF5A	16	Need not be set
MCS6 control register		MCSCR6	H'0000	H'FFFFFF5C	16	Need not be set
MCS7 control register		MCSCR7	H'0000	H'FFFFFF5E	16	Need not be set

Notes: Bits not related to this interface example show initial values. All register settings must be checked according to the user system.

- * In area 3, the SDMR address is determined by adding H'FFFE000 to the desired value to be set in SDMR. The desired value can be set in SDMR by writing any value in this address.

Figure 2.3 shows an interface circuit for the case in which area 3 of the SH7709S, SH7729R, or SH7706 is connected to SDRAM via a 16-bit bus. The address multiplex bits of MCR should be set as AMX[3:0] = 0101.




Figure 2.3 Interface between SDRAM (uPD45128163) and SH7709S/SH7729R/SH7706

2.1.6 uPD45128163 (2 Mwords × 16 bits × 4 banks)

Bus State Controller (BSC) Settings: When two SDRAMs (uPD45128163) are connected to area 3 of the SH7709S/SH7729R/SH7706 via a 32-bit bus, the bus state controller (BSC) must be specified as summarized below. Table 2.4 lists the BSC register settings.

Note that the interface between the SDRAM and the SH7709S/SH7729R/SH7706 is performed with bus clock = 66 MHz, CL = 2, TPC = 2, RCD = 2, TRWL = 1, and TRAS = 3.

Table 2.4 BSC Register Settings (uPD45128163)

Register Name		Abbr.	Initial Value	Address	Access Size	Setting Value
Bus control register 1		BCR1	H'0000	H'FFFFFF60	16	H'0008
Bus control register 2		BCR2	H'3FF0	H'FFFFFF62	16	H'3FF0
Wait state control register 1		WCR1	H'3FF3	H'FFFFFF64	16	H'3FF3
Wait state control register 2		WCR2	H'FFFF	H'FFFFFF66	16	H'FFDF
Individual memory control register		MCR	H'0000	H'FFFFFF68	16	H'522C
DRAM control register		DCR	H'0000	H'FFFFFF6A	16	Need not be set
PCMCIA control register		PCR	H'0000	H'FFFFFF6C	16	Need not be set
Refresh timer control/status register		RTCSR	H'0000	H'FFFFFF6E	16	H'A508
Refresh timer counter		RTCNT	H'0000	H'FFFFFF70	16	H'A500
Refresh time constant counter		RTCOR	H'0000	H'FFFFFF72	16	H'A5F8
Refresh count register		RFCR	H'0000	H'FFFFFF74	16	Need not be set
Bus control register 3		BCR3	H'0000	H'FFFFFF7E	16	Need not be set
Synchronous DRAM mode register	Area 2	SDMR	—	H'FFFD000 to H'FFFDFFF	8	Need not be set
	Area 3			H'FFFE000 to H'FFFEFFF		Write any value in address H'FFFE880*
MCS0 control register		MCSCR0	H'0000	H'FFFFFF50	16	Need not be set
MCS1 control register		MCSCR1	H'0000	H'FFFFFF52	16	Need not be set
MCS2 control register		MCSCR2	H'0000	H'FFFFFF54	16	Need not be set
MCS3 control register		MCSCR3	H'0000	H'FFFFFF56	16	Need not be set
MCS4 control register		MCSCR4	H'0000	H'FFFFFF58	16	Need not be set
MCS5 control register		MCSCR5	H'0000	H'FFFFFF5A	16	Need not be set
MCS6 control register		MCSCR6	H'0000	H'FFFFFF5C	16	Need not be set
MCS7 control register		MCSCR7	H'0000	H'FFFFFF5E	16	Need not be set

Notes: Bits not related to this interface example show initial values. All register settings must be checked according to the user system.

- * In area 3, the SDMR address is determined by adding H'FFFE000 to the desired value to be set in SDMR. The desired value can be set in SDMR by writing any value in this address.

Figure 2.4 shows an interface circuit for the case in which area 3 of the SH7709S, SH7729R, or SH7706 is connected to SDRAM via a 32-bit bus. The address multiplex bits of MCR should be set as AMX[3:0] = 0101.




Figure 2.4 Interface between SDRAM (uPD45128163) and SH7709S/SH7729R/SH7706

2.1.7 HM5225165B-B6 (4 Mwords × 16 bits × 4 banks)

Bus State Controller (BSC) Settings: When two SDRAMs (HM5225165B-B6) are connected to area 3 of the SH7709S/SH7729R/SH7706 via a 16-bit bus, the bus state controller (BSC) must be specified as summarized below. Table 2.5 lists the BSC register settings.

Note that the interface between the SDRAM and the SH7709S/SH7729R/SH7706 is performed with bus clock = 66 MHz, CL = 2, TPC = 2, RCD = 2, TRWL = 1, and TRAS = 4.

Table 2.5 BSC Register Settings (HM5225165B-B6)

Register Name		Abbr.	Initial Value	Address	Access Size	Setting Value
Bus control register 1		BCR1	H'0000	H'FFFFFFF60	16	H'0008
Bus control register 2		BCR2	H'3FF0	H'FFFFFFF62	16	H'3FB0
Wait state control register 1		WCR1	H'3FF3	H'FFFFFFF64	16	H'3FF3
Wait state control register 2		WCR2	H'FFFF	H'FFFFFFF66	16	H'FFDF
Individual memory control register		MCR	H'0000	H'FFFFFFF68	16	H'526C
PCMCIA control register		PCR	H'0000	H'FFFFFFF6C	16	Need not be set
Refresh timer control/status register		RTCSR	H'0000	H'FFFFFFF6E	16	H'A508
Refresh timer counter		RTCNT	H'0000	H'FFFFFFF70	16	H'A500
Refresh time constant counter		RTCOR	H'0000	H'FFFFFFF72	16	H'A57C
Refresh count register		RFCR	H'0000	H'FFFFFFF74	16	Need not be set
Synchronous DRAM mode register	Area 2	SDMR	—	H'FFFFD000 to H'FFFFDFFF	8	Need not be set
	Area 3			H'FFFFE000 to H'FFFFEFFF		Write any value in address H'FFFFE440*
MCS0 control register		MCSCR0	H'0000	H'FFFFFFF50	16	Need not be set
MCS1 control register		MCSCR1	H'0000	H'FFFFFFF52	16	Need not be set
MCS2 control register		MCSCR2	H'0000	H'FFFFFFF54	16	Need not be set
MCS3 control register		MCSCR3	H'0000	H'FFFFFFF56	16	Need not be set
MCS4 control register		MCSCR4	H'0000	H'FFFFFFF58	16	Need not be set
MCS5 control register		MCSCR5	H'0000	H'FFFFFFF5A	16	Need not be set
MCS6 control register		MCSCR6	H'0000	H'FFFFFFF5C	16	Need not be set
MCS7 control register		MCSCR7	H'0000	H'FFFFFFF5E	16	Need not be set

Notes: Bits not related to this interface example show initial values. All register settings must be checked according to the user system.

- * In area 3, the SDMR address is determined by adding H'FFFFE000 to the desired value to be set in SDMR. The desired value can be set in SDMR by writing any value in this address.

Figure 2.5 shows an interface circuit for the case in which area 3 of the SH7709S, SH7729R, or SH7706 is connected to SDRAM via a 16-bit bus. The address multiplex bits of MCR should be set as AMX[3:0] = 1101.




Figure2.5 Interface between SDRAM (HM5225165B-B6) and SH7709S/SH7729R/SH7706

2.1.8 HM5225165B-B6 (4 Mwords × 16 bits × 4 banks)

Bus State Controller (BSC) Settings: When two SDRAMs (HM5225165B-B6) are connected to area 3 of the SH7709S/SH7729R/ SH7706, via a 32-bit bus, the bus state controller (BSC) must be specified as summarized below. Table 2.6 lists the BSC register settings.

Note that the interface between SDRAM and the SH7709S/SH7729R/SH7706 is performed with bus clock = 66 MHz, CL = 2, TPC = 2, RCD = 2, TRWL = 1, and TRAS = 4.

Table 2.6 BSC Register Settings (HM5225165B-B6)

Register Name		Abbr.	Initial Value	Address	Access Size	Setting Value
Bus control register 1		BCR1	H'0000	H'FFFFFFF60	16	H'0008
Bus control register 2		BCR2	H'3FF0	H'FFFFFFF62	16	H'3FF0
Wait state control register 1		WCR1	H'3FF3	H'FFFFFFF64	16	H'3FF3
Wait state control register 2		WCR2	H'FFFF	H'FFFFFFF66	16	H'FFDF
Individual memory control register		MCR	H'0000	H'FFFFFFF68	16	H'526C
DRAM control register		DCR	H'0000	H'FFFFFFF6A	16	Need not be set
PCMCIA control register		PCR	H'0000	H'FFFFFFF6C	16	Need not be set
Refresh timer control/status register		RTCSR	H'0000	H'FFFFFFF6E	16	H'A508
Refresh timer counter		RTCNT	H'0000	H'FFFFFFF70	16	H'A500
Refresh time constant counter		RTCOR	H'0000	H'FFFFFFF72	16	H'A57C
Refresh count register		RFCR	H'0000	H'FFFFFFF74	16	Need not be set
Bus control register 3		BCR3	H'0000	H'FFFFFFF7E	16	Need not be set
Synchronous DRAM mode register	Area 2	SDMR	—	H'FFFFD000 to H'FFFFDFFF	8	Need not be set
	Area 3			H'FFFFE000 to H'FFFFEFFF		Write any value in address H'FFFFE880*
MCS0 control register		MCSCR0	H'0000	H'FFFFFFF50	16	Need not be set
MCS1 control register		MCSCR1	H'0000	H'FFFFFFF52	16	Need not be set
MCS2 control register		MCSCR2	H'0000	H'FFFFFFF54	16	Need not be set
MCS3 control register		MCSCR3	H'0000	H'FFFFFFF56	16	Need not be set
MCS4 control register		MCSCR4	H'0000	H'FFFFFFF58	16	Need not be set
MCS5 control register		MCSCR5	H'0000	H'FFFFFFF5A	16	Need not be set
MCS6 control register		MCSCR6	H'0000	H'FFFFFFF5C	16	Need not be set
MCS7 control register		MCSCR7	H'0000	H'FFFFFFF5E	16	Need not be set

Notes: Bits not related to this interface example show initial values. All register settings must be checked according to the user system.

- * In area 3, the SDMR address is determined by adding H'FFFFE000 to the desired value to be set in SDMR. The desired value can be set in SDMR by writing any value in this address.

Figure 2.6 shows an interface circuit for the case in which area 3 of the SH7709S, SH7729R, or SH7706 is connected to SDRAM via a 32-bit bus. The address multiplex bits of MCR should be set as AMX[3:0] = 1101.

2.1.9 HM5257165B-A6 (8 Mwords × 16 bits × 4 banks)

Bus State Controller (BSC) Settings: When an SDRAM (HM5257165B-A6) is connected to area 3 of the SH7709S/SH7729R/SH7706 via a 16-bit bus, the bus state controller (BSC) must be specified as summarized below. Table 2.7 lists the BSC register settings.

Note that the interface between SDRAM and the SH7709S/SH7729R/SH7706 is performed with bus clock = 66 MHz, CL = 2, TPC = 2, RCD = 2, TRWL = 1, and TRAS = 4.

Table 2.7 BSC Register Settings (HM5257165B-A6)

Register Name		Abbr.	Initial Value	Address	Access Size	Setting Value
Bus control register 1		BCR1	H'0000	H'FFFFFF60	16	H'0008
Bus control register 2		BCR2	H'3FF0	H'FFFFFF62	16	H'3FB0
Wait state control register 1		WCR1	H'3FF3	H'FFFFFF64	16	H'3FF3
Wait state control register 2		WCR2	H'FFFF	H'FFFFFF66	16	H'FFDF
Individual memory control register		MCR	H'0000	H'FFFFFF68	16	H'5274
PCMCIA control register		PCR	H'0000	H'FFFFFF6C	16	Need not be set
Refresh timer control/status register		RTCSR	H'0000	H'FFFFFF6E	16	H'A508
Refresh timer counter		RTCNT	H'0000	H'FFFFFF70	16	H'A500
Refresh time constant counter		RTCOR	H'0000	H'FFFFFF72	16	H'A57C
Refresh count register		RFCR	H'0000	H'FFFFFF74	16	Need not be set
Synchronous DRAM mode register	Area 2	SDMR	—	H'FFFD000 to H'FFFDFFF	8	Need not be set
	Area 3			H'FFFE000 to H'FFFEFFF		Write any value in address H'FFFE440*
MCS0 control register		MCSCR0	H'0000	H'FFFFFF50	16	Need not be set
MCS1 control register		MCSCR1	H'0000	H'FFFFFF52	16	Need not be set
MCS2 control register		MCSCR2	H'0000	H'FFFFFF54	16	Need not be set
MCS3 control register		MCSCR3	H'0000	H'FFFFFF56	16	Need not be set
MCS4 control register		MCSCR4	H'0000	H'FFFFFF58	16	Need not be set
MCS5 control register		MCSCR5	H'0000	H'FFFFFF5A	16	Need not be set
MCS6 control register		MCSCR6	H'0000	H'FFFFFF5C	16	Need not be set
MCS7 control register		MCSCR7	H'0000	H'FFFFFF5E	16	Need not be set

Notes: Bits not related to this interface example show initial values. All register settings must be checked according to the user system.

- * In area 3, the SDMR address is determined by adding H'FFFE000 to the desired value to be set in SDMR. The desired value can be set in SDMR by writing any value in this address.

Figure 2.7 shows an interface circuit for the case in which area 3 of the SH7709S, SH7729R, or SH7706 is connected to SDRAM via a 16-bit bus. The address multiplex bits of MCR should be set as AMX[3:0] = 1110.




Figure 2.7 Interface between SDRAM (HM5257165B-A6) and SH7709S/SH7729R/SH7706

2.2 SH7727 SDRAM Interface Examples

2.2.1 SDRAM Direct Connection

Synchronous DRAM can be selected via the $\overline{CS}$ signal, and can be connected to areas 2 and 3 of the physical address space in the SH7727 by using common control signals such as $\overline{RAS}$. When the memory type bits (DRAMTP2 to DRAMTP0) of BCR1 are set to 010, area 2 and area 3 can be used as the normal memory area and synchronous DRAM area, respectively. When the memory type bits (DRAMTP2 to DRAMTP0) of BCR1 are set to 011, both areas 2 and 3 can be used as the synchronous DRAM area.

This LSI supports burst read/single write mode with burst length 1 as a synchronous DRAM operating mode. The data bus width can be selected as either 16 bits or 32 bits. In cache-fill/write-back cycles, 16-byte burst transfer is always performed. In write-through area write cycles or non-cacheable area read/write cycles, only one access is performed.

To connect this LSI to synchronous DRAM directly, the $\overline{RAS3}$, $\overline{CAS}$, $\overline{RD/WR}$, $\overline{CS2}$ or $\overline{CS3}$, DQMUU, DQMUL, DQMLU, DQMLL, and CKE signals are used as control signals. These interface control signals, except for $\overline{CS2}$ and $\overline{CS3}$, are common to each area. In addition, the interface control signals other than CKE are valid and latched only when $\overline{CS2}$ or $\overline{CS3}$ is asserted. Accordingly, synchronous DRAM can be connected in parallel to multiple areas. The CKE signal is negated (brought low) only when self-refreshing is performed and the CKE signal is normally asserted (brought high).

The $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\text{RD}/\overline{\text{WR}}$ signals and specific address signals specify a command for synchronous DRAM. The synchronous DRAM commands are NOP, auto-refresh (REF), self-refresh (SELF), precharge all banks (PALL), row address strobe bank active (ACVT), read (READ), read with precharge (READA), write (WRIT), write with precharge (WRITA), and mode register setting (MRS).

Byte specification is performed by DQMUU, DQMUL, DQMLU, and DQMLL. A read/write is performed for the byte for which the corresponding DQM is low. In big-endian mode, DQMUU specifies an access to address $4n$, and DQMLL specifies an access to address $4n + 3$. In little-endian mode, DQMUU specifies an access to address $4n + 3$, and DQMLL specifies an access to address $4n$.

2.2.2 Power-On Sequence (SH7727)

To use the synchronous DRAM, specify modes after power-on. To initialize the synchronous DRAM correctly, first specify the bus state controller registers and then specify the synchronous DRAM mode register. When specifying the synchronous DRAM mode register, the address signal value is latched depending on the combination of $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, and $\text{RD}/\overline{\text{WR}}$ signals. In this case, the bus state controller functions as follows. To write a designated value X to the DRAM mode register, write data to address $\text{H'FFFFD000} + X$ for area 2 of synchronous DRAM and write data to $\text{H'FFFFE000} + X$ for area 3 of synchronous DRAM. At this time, data written at addresses $\text{H'FFFFD000} + X$ and $\text{H'FFFFE000} + X$ is ignored and the DRAM mode register is written in byte units.

To specify burst read/single write, CAS latency as 1 to 3, sequential as lap type, and burst length as 1, write arbitrary data in byte units to the addresses listed below.

		Area 2	Area 3
32-bit bus width	CAS latency 1	H'FFFFD840	H'FFFFE840
	CAS latency 2	H'FFFFD880	H'FFFFE880
	CAS latency 3	H'FFFFD8C0	H'FFFFE8C0
		Area 2	Area 3
16-bit bus width	CAS latency 1	H'FFFFD420	H'FFFFE420
	CAS latency 2	H'FFFFD440	H'FFFFE440
	CAS latency 3	H'FFFFD460	H'FFFFE460

By writing data to address H'FFFFD000 + X or address H'FFFFE000 + X, the precharge all banks command (PALL) is first issued at cycle TRp1, and a mode register write command is issued at the following cycle TMw1. The address signals when a mode register write command is issued are as follows.

32-bit bus width	A15 to A9	0000100 (Burst read and single write)
	A8 to A6	CAS latency
	A5	0 (Burst type = sequential)
	A4 to A2	000 (Burst length 1)
16-bit bus width	A14 to A8	0000100 (Burst read and single write)
	A7 to A5	CAS latency
	A4	0 (Burst type = sequential)
	A3 to A1	000 (Burst length 1)

Before specifying the mode register, 100 μ s of idle time (differs depending on the memory manufacturer) required for synchronous DRAM must be ensured after power-on. If the pulse width of the reset signal is longer than this idle time, the mode register can be specified immediately after power-on. In addition, dummy auto-refresh cycles must be executed for the number of times specified by the manufacturer (normally 8 times) or more. Dummy auto-refresh cycles are normally specified to be executed automatically during initializations after auto-refresh setting. However, to ensure execution of the auto-refresh cycles, the time intervals between refresh requests must be shortened while the dummy cycles are executed. Note that the auto-refresh cycles must be executed in order to initialize the synchronous DRAM internal address counter because the synchronous DRAM internal address counter cannot be initialized by a normal read or write access.

2.2.3 HM5264165F-B60 (1 Mword $\times$ 16 bits $\times$ 4 banks)

Bus State Controller (BSC) Settings: When an SDRAM (HM5264165F-B60) is connected to area 3 of the SH7727 via a 16-bit bus, the bus state controller (BSC) must be specified as summarized below. Table 2.8 lists the BSC register settings.

Note that the interface between SDRAM and the SH7727 is performed with bus clock = 66 MHz, CL = 2, TPC = 2, RCD = 2, TRWL = 1, and TRAS = 4.

Table 2.8 BSC Register Settings (HM5264165F-B60)

Register Name		Abbr.	Initial Value	Address	Access Size	Setting Value
Bus control register 1		BCR1	H'0000	H'FFFFFF60	16	H'0008
Bus control register 2		BCR2	H'3FF0	H'FFFFFF62	16	H'3FB0
Wait state control register 1		WCR1	H'3FF3	H'FFFFFF64	16	H'3FF3
Wait state control register 2		WCR2	H'FFFF	H'FFFFFF66	16	H'FFDF
Individual memory control register		MCR	H'0000	H'FFFFFF68	16	H'5224
PCMCIA control register		PCR	H'0000	H'FFFFFF6C	16	Need not be set
Refresh timer control/status register		RTCSR	H'0000	H'FFFFFF6E	16	H'A508
Refresh timer counter		RTCNT	H'0000	H'FFFFFF70	16	H'A500
Refresh time constant counter		RTCOR	H'0000	H'FFFFFF72	16	H'A5F8
Refresh count register		RFCR	H'0000	H'FFFFFF74	16	Need not be set
Synchronous DRAM mode register	Area 2	SDMR	—	H'FFFD000 to H'FFFDFFF	8	Need not be set
	Area 3			H'FFFE000 to H'FFFEFFF		Write any value in address H'FFFE440*
MCS0 control register		MCSCR0	H'0000	H'FFFFFF50	16	Need not be set
MCS1 control register		MCSCR1	H'0000	H'FFFFFF52	16	Need not be set
MCS2 control register		MCSCR2	H'0000	H'FFFFFF54	16	Need not be set
MCS3 control register		MCSCR3	H'0000	H'FFFFFF56	16	Need not be set
MCS4 control register		MCSCR4	H'0000	H'FFFFFF58	16	Need not be set
MCS5 control register		MCSCR5	H'0000	H'FFFFFF5A	16	Need not be set
MCS6 control register		MCSCR6	H'0000	H'FFFFFF5C	16	Need not be set
MCS7 control register		MCSCR7	H'0000	H'FFFFFF5E	16	Need not be set

Notes: Bits not related to this interface example show initial values. All register settings must be checked according to the user system.

- * In area 3, the SDMR address is determined by adding H'FFFE000 to the desired value to be set in SDMR. The desired value can be set in SDMR by writing any value in this address.

Figure 2.8 shows an interface circuit for the case in which area 3 of the SH7727 is connected to SDRAM via a 16-bit bus. The address multiplex bits of MCR should be set as AMX[3:0] = 0100.




Figure 2.8 Interface between SDRAM (HM5264165F-B60) and SH7727

2.2.4 HM5264165F-B60 (1 Mword × 16 bits × 4 banks)

Bus State Controller (BSC) Settings: When two SDRAMs (HM5264165F-B60) are connected to area 3 of the SH7727 via a 32-bit bus, the bus state controller (BSC) must be specified as summarized below. Table 2.9 lists the BSC register settings.

Note that the interface between SDRAM and the SH7727 is performed with bus clock = 66 MHz, CL = 2, TPC = 2, RCD = 2, TRWL = 1, and TRAS = 4.

Table 2.9 BSC Register Settings (HM5264165F-B60)

Register Name		Abbr.	Initial Value	Address	Access Size	Setting Value
Bus control register 1		BCR1	H'0000	H'FFFFFFF60	16	H'0008
Bus control register 2		BCR2	H'3FF0	H'FFFFFFF62	16	H'3FF0
Wait state control register 1		WCR1	H'3FF3	H'FFFFFFF64	16	H'3FF3
Wait state control register 2		WCR2	H'FFFF	H'FFFFFFF66	16	H'FFDF
Individual memory control register		MCR	H'0000	H'FFFFFFF68	16	H'5224
DRAM Control Register		DCR	H'0000	H'FFFFFFF6A	16	Need not be set
PCMCIA control register		PCR	H'0000	H'FFFFFFF6C	16	Need not be set
Refresh timer control/status register		RTCSR	H'0000	H'FFFFFFF6E	16	H'A508
Refresh timer counter		RTCNT	H'0000	H'FFFFFFF70	16	H'A500
Refresh time constant counter		RTCOR	H'0000	H'FFFFFFF72	16	H'A5F8
Refresh count register		RFCR	H'0000	H'FFFFFFF74	16	Need not be set
Synchronous DRAM mode register	Area 2	SDMR	—	H'FFFD000 to H'FFFDFFF	8	Need not be set
	Area 3			H'FFFE000 to H'FFFEFFF		Write any value in address H'FFFE880*
MCS0 control register		MCSCR0	H'0000	H'FFFFFFF50	16	Need not be set
MCS1 control register		MCSCR1	H'0000	H'FFFFFFF52	16	Need not be set
MCS2 control register		MCSCR2	H'0000	H'FFFFFFF54	16	Need not be set
MCS3 control register		MCSCR3	H'0000	H'FFFFFFF56	16	Need not be set
MCS4 control register		MCSCR4	H'0000	H'FFFFFFF58	16	Need not be set
MCS5 control register		MCSCR5	H'0000	H'FFFFFFF5A	16	Need not be set
MCS6 control register		MCSCR6	H'0000	H'FFFFFFF5C	16	Need not be set
MCS7 control register		MCSCR7	H'0000	H'FFFFFFF5E	16	Need not be set

Notes: Bits not related to this interface example show initial values. All register settings must be checked according to the user system.

- * In area 3, the SDMR address is determined by adding H'FFFE000 to the desired value to be set in SDMR. The desired value can be set in SDMR by writing any value in this address.

Figure 2.9 shows an interface circuit for the case in which area 3 of the SH7727 is connected to SDRAM via a 32-bit bus. The address multiplex bits of MCR should be set as AMX[3:0] = 0100.




Figure 2.9 Interface between SDRAM (HM5264165F-B60) and SH7727

2.2.5 uPD45128163 (2 Mwords × 16 bits × 4 banks)

Bus State Controller (BSC) Settings: When an SDRAM (uPD45128163) is connected to area 3 of the SH7727 via a 16-bit bus, the bus state controller (BSC) must be specified as summarized below. Table 2.10 lists the BSC register settings.

Note that the interface between SDRAM and the SH7727 is performed with bus clock = 66 MHz, CL = 2, TPC = 2, RCD = 2, TRWL = 1, and TRAS = 4.

Table 2.10 BSC Register Settings (uPD45128163)

Register Name		Abbr.	Initial Value	Address	Access Size	Setting Value
Bus control register 1		BCR1	H'0000	H'FFFFFFF60	16	H'0008
Bus control register 2		BCR2	H'3FF0	H'FFFFFFF62	16	H'3FB0
Wait state control register 1		WCR1	H'3FF3	H'FFFFFFF64	16	H'3FF3
Wait state control register 2		WCR2	H'FFFF	H'FFFFFFF66	16	H'FFDF
Individual memory control register		MCR	H'0000	H'FFFFFFF68	16	H'522C
PCMCIA control register		PCR	H'0000	H'FFFFFFF6C	16	Need not be set
Refresh timer control/status register		RTCSR	H'0000	H'FFFFFFF6E	16	H'A508
Refresh timer counter		RTCNT	H'0000	H'FFFFFFF70	16	H'A500
Refresh time constant counter		RTCOR	H'0000	H'FFFFFFF72	16	H'A5F8
Refresh count register		RFCR	H'0000	H'FFFFFFF74	16	Need not be set
Synchronous DRAM mode register	Area 2	SDMR	—	H'FFFFD000 to H'FFFFDFFF	8	Need not be set
	Area 3			H'FFFFE000 to H'FFFFEFFF		Write any value in address H'FFFFE440*
MCS0 control register		MCSCR0	H'0000	H'FFFFFFF50	16	Need not be set
MCS1 control register		MCSCR1	H'0000	H'FFFFFFF52	16	Need not be set
MCS2 control register		MCSCR2	H'0000	H'FFFFFFF54	16	Need not be set
MCS3 control register		MCSCR3	H'0000	H'FFFFFFF56	16	Need not be set
MCS4 control register		MCSCR4	H'0000	H'FFFFFFF58	16	Need not be set
MCS5 control register		MCSCR5	H'0000	H'FFFFFFF5A	16	Need not be set
MCS6 control register		MCSCR6	H'0000	H'FFFFFFF5C	16	Need not be set
MCS7 control register		MCSCR7	H'0000	H'FFFFFFF5E	16	Need not be set

Notes: Bits not related to this interface example show initial values. All register settings must be checked according to the user system.

- * In area 3, the SDMR address is determined by adding H'FFFFE000 to the desired value to be set in SDMR. The desired value can be set in SDMR by writing any value in this address.

Figure 2.10 shows an interface circuit for the case in which area 3 of the SH7727 is connected to SDRAM via a 16-bit bus. The address multiplex bits of MCR should be set as AMX[3:0] = 0101.




Figure 2.10 Interface between SDRAM (uPD45128163) and SH7727

2.2.6 uPD45128163 (2 Mwords × 16 bits × 4 banks)

Bus State Controller (BSC) Settings: When two SDRAMs (uPD45128163) are connected to area 3 of the SH7727 via a 32-bit bus, the bus state controller (BSC) must be specified as summarized below. Table 2.11 lists the BSC register settings.

Note that the interface between SDRAM and the SH7727 is performed with bus clock = 66 MHz, CL = 2, TPC = 2, RCD = 2, TRWL = 1, and TRAS = 4.

Table 2.11 BSC Register Settings (uPD45128163)

Register Name		Abbr.	Initial Value	Address	Access Size	Setting Value
Bus control register 1		BCR1	H'0000	H'FFFFFFF60	16	H'0008
Bus control register 2		BCR2	H'3FF0	H'FFFFFFF62	16	H'3FF0
Wait state control register 1		WCR1	H'3FF3	H'FFFFFFF64	16	H'3FF3
Wait state control register 2		WCR2	H'FFFF	H'FFFFFFF66	16	H'FFDF
Individual memory control register		MCR	H'0000	H'FFFFFFF68	16	H'522C
DRAM Control Register		DCR	H'0000	H'FFFFFFF6A	16	Need not be set
PCMCIA control register		PCR	H'0000	H'FFFFFFF6C	16	Need not be set
Refresh timer control/status register		RTCSR	H'0000	H'FFFFFFF6E	16	H'A508
Refresh timer counter		RTCNT	H'0000	H'FFFFFFF70	16	H'A500
Refresh time constant counter		RTCOR	H'0000	H'FFFFFFF72	16	H'A5F8
Refresh count register		RFCR	H'0000	H'FFFFFFF74	16	Need not be set
Synchronous DRAM mode register	Area 2	SDMR	—	H'FFFD000 to H'FFFDFFF	8	Need not be set
	Area 3			H'FFFE000 to H'FFFEFFF		Write any value in address H'FFFE880*
MCS0 control register		MCSCR0	H'0000	H'FFFFFFF50	16	Need not be set
MCS1 control register		MCSCR1	H'0000	H'FFFFFFF52	16	Need not be set
MCS2 control register		MCSCR2	H'0000	H'FFFFFFF54	16	Need not be set
MCS3 control register		MCSCR3	H'0000	H'FFFFFFF56	16	Need not be set
MCS4 control register		MCSCR4	H'0000	H'FFFFFFF58	16	Need not be set
MCS5 control register		MCSCR5	H'0000	H'FFFFFFF5A	16	Need not be set
MCS6 control register		MCSCR6	H'0000	H'FFFFFFF5C	16	Need not be set
MCS7 control register		MCSCR7	H'0000	H'FFFFFFF5E	16	Need not be set

Notes: Bits not related to this interface example show initial values. All register settings must be checked according to the user system.

- * In area 3, the SDMR address is determined by adding H'FFFE000 to the desired value to be set in SDMR. The desired value can be set in SDMR by writing any value in this address.

Figure 2.11 shows an interface circuit for the case in which area 3 of the SH7727 is connected to SDRAM via a 32-bit bus. The address multiplex bits of MCR should be set as AMX[3:0] = 0101.




Figure 2.11 Interface between SDRAM (uPD45128163) and SH7727

2.2.7 HM5225165B-B6 (4 Mwords × 16 bits × 4 banks)

Bus State Controller (BSC) Settings: When a SDRAM (HM5225165B-B6) is connected to area 3 of the SH7727 via a 16-bit bus, the bus state controller (BSC) must be specified as summarized below. Table 2.12 lists the BSC register settings.

Note that the interface between SDRAM and the SH7727 is performed with bus clock = 66 MHz, CL = 2, TPC = 2, RCD = 2, TRWL = 1, and TRAS = 4.

Table 2.12 BSC Register Settings (HM5225165B-B6)

Register Name		Abbr.	Initial Value	Address	Access Size	Setting Value
Bus control register 1		BCR1	H'0000	H'FFFFFFF60	16	H'0008
Bus control register 2		BCR2	H'3FF0	H'FFFFFFF62	16	H'3FB0
Wait state control register 1		WCR1	H'3FF3	H'FFFFFFF64	16	H'3FF3
Wait state control register 2		WCR2	H'FFFF	H'FFFFFFF66	16	H'FFDF
Individual Memory control register		MCR	H'0000	H'FFFFFFF68	16	H'526C
PCMCIA control register		PCR	H'0000	H'FFFFFFF6C	16	Need not be set
Refresh timer control/status register		RTCSR	H'0000	H'FFFFFFF6E	16	H'A508
Refresh timer counter		RTCNT	H'0000	H'FFFFFFF70	16	H'A500
Refresh time constant counter		RTCOR	H'0000	H'FFFFFFF72	16	H'A57C
Refresh count register		RFCR	H'0000	H'FFFFFFF74	16	Need not be set
Synchronous DRAM mode register	Area 2	SDMR	—	H'FFFFD000 to H'FFFFDFFF	8	Need not be set
	Area 3			H'FFFFE000 to H'FFFFEFFF		Write any value in address H'FFFFE440*
MCS0 control register		MCSCR0	H'0000	H'FFFFFFF50	16	Need not be set
MCS1 control register		MCSCR1	H'0000	H'FFFFFFF52	16	Need not be set
MCS2 control register		MCSCR2	H'0000	H'FFFFFFF54	16	Need not be set
MCS3 control register		MCSCR3	H'0000	H'FFFFFFF56	16	Need not be set
MCS4 control register		MCSCR4	H'0000	H'FFFFFFF58	16	Need not be set
MCS5 control register		MCSCR5	H'0000	H'FFFFFFF5A	16	Need not be set
MCS6 control register		MCSCR6	H'0000	H'FFFFFFF5C	16	Need not be set
MCS7 control register		MCSCR7	H'0000	H'FFFFFFF5E	16	Need not be set

Notes: Bits not related to this interface example show initial values. All register settings must be checked according to the user system.

- * In area 3, the SDMR address is determined by adding H'FFFFE000 to the desired value to be set in SDMR. The desired value can be set in SDMR by writing any value in this address.

Figure 2.12 shows an interface circuit for the case in which area 3 of the SH7727 is connected to SDRAM via a 16-bit bus. The address multiplex bits of MCR should be set as AMX[3:0] = 1101.




Figure 2.12 Interface between SDRAM (HM5225165B-B6) and SH7727

2.2.8 HM5225165B-B6 (4 Mwords × 16 bits × 4 banks)

Bus State Controller (BSC) Settings: When two SDRAMs (HM5225165B-B6) are connected to area 3 of the SH7727 via a 32-bit bus, the bus state controller (BSC) must be specified as summarized below. Table 2.13 lists the BSC register settings.

Note that the interface between SDRAM and the SH7727 is performed with bus clock = 66 MHz, CL = 2, TPC = 2, RCD = 2, TRWL = 1, and TRAS = 4.

Table 2.13 BSC Register Settings (HM5225165B-B6)

Register Name		Abbr.	Initial Value	Address	Access Size	Setting Value
Bus control register 1		BCR1	H'0000	H'FFFFFFF60	16	H'0008
Bus control register 2		BCR2	H'3FF0	H'FFFFFFF62	16	H'3FF0
Wait state control register 1		WCR1	H'3FF3	H'FFFFFFF64	16	H'3FF3
Wait state control register 2		WCR2	H'FFFF	H'FFFFFFF66	16	H'FFDF
Individual memory control register		MCR	H'0000	H'FFFFFFF68	16	H'526C
DRAM Control Register		DCR	H'0000	H'FFFFFFF6A	16	Need not be set
PCMCIA control register		PCR	H'0000	H'FFFFFFF6C	16	Need not be set
Refresh timer control/status register		RTCSR	H'0000	H'FFFFFFF6E	16	H'A508
Refresh timer counter		RTCNT	H'0000	H'FFFFFFF70	16	H'A500
Refresh time constant counter		RTCOR	H'0000	H'FFFFFFF72	16	H'A57C
Refresh count register		RFCR	H'0000	H'FFFFFFF74	16	Need not be set
Synchronous DRAM mode register	Area 2	SDMR	—	H'FFFD000 to H'FFFDFFF	8	Need not be set
	Area 3			H'FFFE000 to H'FFFEFFF		Write any value in address H'FFFE880*
MCS0 control register		MCSCR0	H'0000	H'FFFFFFF50	16	Need not be set
MCS1 control register		MCSCR1	H'0000	H'FFFFFFF52	16	Need not be set
MCS2 control register		MCSCR2	H'0000	H'FFFFFFF54	16	Need not be set
MCS3 control register		MCSCR3	H'0000	H'FFFFFFF56	16	Need not be set
MCS4 control register		MCSCR4	H'0000	H'FFFFFFF58	16	Need not be set
MCS5 control register		MCSCR5	H'0000	H'FFFFFFF5A	16	Need not be set
MCS6 control register		MCSCR6	H'0000	H'FFFFFFF5C	16	Need not be set
MCS7 control register		MCSCR7	H'0000	H'FFFFFFF5E	16	Need not be set

Notes: Bits not related to this interface example show initial values. All register settings must be checked according to the user system.

- * In area 3, the SDMR address is determined by adding H'FFFE000 to the desired value to be set in SDMR. The desired value can be set in SDMR by writing any value in this address.

Figure 2.13 shows an interface circuit for the case in which area 3 of the SH7727 is connected to SDRAM via a 32-bit bus. The address multiplex bits of MCR should be set as AMX[3:0] = 1101.




Figure 2.13 Interface between SDRAM (HM5225165B-B6) and SH7727

2.2.2.9 HM5257165B-A6 (8 Mwords × 16 bits × 4 banks)

Bus State Controller (BSC) Settings: When an SDRAM (HM5257165B-A6) is connected to area 3 of the SH7727 via a 16-bit bus, the bus state controller (BSC) must be specified as summarized below. Table 2.14 lists the BSC register settings.

Note that the interface between SDRAM and the SH7727 is performed with bus clock = 66 MHz, CL = 2, TPC = 2, RCD = 2, TRWL = 1, and TRAS = 4.

Table 2.14 BSC Register Settings (HM5257165B-A6)

Register Name		Abbr.	Initial Value	Address	Access Size	Setting Value
Bus control register 1		BCR1	H'0000	H'FFFFFFF60	16	H'0008
Bus control register 2		BCR2	H'3FF0	H'FFFFFFF62	16	H'3FB0
Wait state control register 1		WCR1	H'3FF3	H'FFFFFFF64	16	H'3FF3
Wait state control register 2		WCR2	H'FFFF	H'FFFFFFF66	16	H'FFDF
Individual memory control register		MCR	H'0000	H'FFFFFFF68	16	H'5274
PCMCIA control register		PCR	H'0000	H'FFFFFFF6C	16	Need not be set
Refresh timer control/status register		RTCSR	H'0000	H'FFFFFFF6E	16	H'A508
Refresh timer counter		RTCNT	H'0000	H'FFFFFFF70	16	H'A500
Refresh time constant counter		RTCOR	H'0000	H'FFFFFFF72	16	H'A57C
Refresh count register		RFCR	H'0000	H'FFFFFFF74	16	Need not be set
Synchronous DRAM mode register	Area 2	SDMR	—	H'FFFFD000 to H'FFFFDFFF	8	Need not be set
	Area 3			H'FFFFE000 to H'FFFFEFFF		Write any value in address H'FFFFE440*
MCS0 control register		MCSCR0	H'0000	H'FFFFFFF50	16	Need not be set
MCS1 control register		MCSCR1	H'0000	H'FFFFFFF52	16	Need not be set
MCS2 control register		MCSCR2	H'0000	H'FFFFFFF54	16	Need not be set
MCS3 control register		MCSCR3	H'0000	H'FFFFFFF56	16	Need not be set
MCS4 control register		MCSCR4	H'0000	H'FFFFFFF58	16	Need not be set
MCS5 control register		MCSCR5	H'0000	H'FFFFFFF5A	16	Need not be set
MCS6 control register		MCSCR6	H'0000	H'FFFFFFF5C	16	Need not be set
MCS7 control register		MCSCR7	H'0000	H'FFFFFFF5E	16	Need not be set

Notes: Bits not related to this interface example show initial values. All register settings must be checked according to the user system.

- * In area 3, the SDMR address is determined by adding H'FFFFE000 to the desired value to be set in SDMR. The desired value can be set in SDMR by writing any value in this address.

Figure 2.14 shows an interface circuit for the case in which area 3 of the SH7727 is connected to SDRAM via a 16-bit bus. The address multiplex bits of MCR should be set as AMX[3:0] = 1110.




Figure 2.14 Interface between SDRAM (HM5257165B-A6) and SH7727

SH-3, SH3-DSP SDRAM Interface Application Note (SH7709S/SH7729R/SH7706/SH7727)

Publication Date: 1st Edition, July 31, 2003

Published by: Sales Strategic Planning Div.
Renesas Technology Corp.

Edited by: Technical Documentation & Information Department
Renesas Kodaira Semiconductor Co., Ltd.

SH-3, SH3-DSP SDRAM Interface

